Amendments to the Claims

Please amend Claim(s) 1, 2, 5-9, 13-16, and 18. The Claim Listing below will replace all prior versions of the claims in the application:

Claim Listing

1. (Currently Amended) A method of digitally processing <u>a sequence of data</u> samples comprising:

reading the sequence of data samples into a tapped clocked delay chain; processing data samples from taps on the clocked delay chain; and in response to receiving a signal of completion of a processing event, reducing the length of the delay chain by shifting data samples rapidly out of the clocked delay chain at a higher output rate than an input rate of data samples coming into the clocked delay chain; and

dynamically reducing the length of the clocked delay chain as data samples continue to be read into the clocked delay chain.

- 2. (Currently Amended) The method of Claim 1 wherein the <u>data</u> samples are from a data packet.
- 3. (Previously Presented) The method of Claim 2 wherein the data packet conforms to a transmission system selected from the group of 802.11a, 802.11g and HIPERLAN/2 transmission systems.
- 4. (Original) The method of Claim 3 wherein the event includes a synchronization of the data packet.
- 5. (Currently Amended) The method of Claim 4 wherein the <u>clocked</u> delay chain comprises a plurality of pipelined registers.

- 6. (Currently Amended) The method of Claim 5 wherein the reducing the length of the <u>clocked</u> delay chain is performed until a desired length of the <u>clocked</u> delay chain is achieved.
- 7. (Currently Amended) The method of Claim 5 wherein reducing the length of the <u>clocked</u> delay chain further includes bypassing empty registers.
- 8. (Currently Amended) A method of digitally processing <u>a sequence of data</u> samples of a data packet comprising:

reading the <u>sequence of data</u> samples from a data packet into a tapped <u>clocked</u> delay chain comprising a plurality of pipelined registers;

processing <u>data</u> samples from taps on the <u>clocked</u> delay chain to synchronize a data packet;

in response to receiving a signal of completion of synchronization of the data packet, reducing the length of the delay chain by shifting samples rapidly out of the <u>clocked</u> delay chain at a higher output rate than an input rate of <u>data</u> samples coming into the <u>clocked</u> delay chain;

reducing the length of the clocked delay chain by bypassing empty registers as data samples continue to be read into the clocked delay chain; and

repeating the steps of <u>shifting data samples rapidly out of the clocked delay chain</u> at a higher output rate than the input rate and reducing the length of the <u>clocked delay</u> chain.

9. (Currently Amended) An apparatus comprising:

a pipeline of registers that store data samples;

logic circuitry which controls the output of each individual register-from of the pipeline of registers;

a multiplexer having inputs from select registers from the pipeline of registers, and an output; and

- a processor which controls the data shifting rates, the logic circuitry, and the output of the multiplexer based on a plurality of processing events of the apparatus.
- 10. (Original) An apparatus of Claim 9 wherein the data samples are from a data packet.
- 11. (Previously Presented) The apparatus of Claim 10 data packet conforms to 802.11a, 802.11g and HIPERLAN/2 transmission systems standards.
- 12. (Original) An apparatus of Claim 11 further comprising a timing recovery module for synchronization of the data packet that initiates a transition in the processor.
- 13. (Currently Amended) An apparatus comprising:
 - a pipeline of registers that stores data samples of a data packet;
 - a timing recovery module for synchronization of the data packet that initiates a transition;
 - [[a]]logic circuitry which controls the output of each individual register from of the pipeline of registers;
 - a multiplexer having inputs from select registers from the pipeline[[]] of registers, and an output; and
 - a processor having inputs from a timing recovery module for packet synchronization which controls the data shifting rates, the logic circuitry, and the output of the multiplexer based on a plurality of processing events of the apparatus.
- 14. (Currently Amended) An apparatus comprising:

means for reading data samples into a tapped <u>clocked</u> delay chain;
means for processing data samples from taps on the <u>clocked</u> delay chain;
<u>means for shifting data samples out of the clocked delay chain at a higher output</u>

rate than an input rate of data samples coming into the clocked delay chain; and

means for <u>dynamically</u> reducing the length of the <u>clocked</u> delay chain in response to receiving a signal of completion of a processing event.

15. (Currently Amended) Within a digital processor, a method of dynamically reducing a digital delay chain digitally processing data samples comprising:

providing a <u>clocked</u> delay chain with an output rate higher than an input rate; and shifting data samples out of the <u>of the clocked</u> delay chain at the higher output rate while reading additional data samples into the input end of the <u>clocked</u> delay chain at the input rate; and

dynamically reducing the length of the delay chain as data samples continue to be read into the clocked delay chain.

- 16. (Currently Amended) The method of Claim 15 further comprising bypassing an empty portion of <u>clocked</u> delay chain.
- 17. (Previously Presented) The method of claim 15 performed in response to receiving a signal of completion of a processing event.
- 18. (Currently Amended) The method of claim 17 wherein the data samples are from a data packet <u>and the signal</u> of completion of a processing event is a sync signal indicating synchronization of the data packet.
- 19. (Previously Presented) The apparatus of Claim 9 wherein the processor is a statemachine.
- 20. (Previously Presented) The apparatus of Claim 13 wherein the processor is a statemachine.